你的职责
• Support Physical Layout Verification (PLV) team with QA and regression tests (RT) for IC Layout Design-Rules
• Usage of AI to develop and run consistency checks between ams-OSRAM Design-Rule documents, available regression test set and implemented Design-Rule checks
• Support and documentation




















